We show that uniform families of ACC circuits of subexponential size cannot compute the permanent function. This also implies similar lower bounds for certain sets in PP. This is one of the very few examples of a lower bound in circuit complexity where the uniformity condition is essential; it is still unknown if there is any set in Ntime (2 n O (1) ) that does not have nonuniform ACC circuits.
Introduction
Circuit complexity classes consisting of circuits of constant depth and polynomial size have been intensely studied in the last decade. The rst such class to be studied was AC 0 , the class of languages accepted by polynomial size, constant depth circuits consisting of NOT gates, and unbounded fanin AND and OR gates. Machinery for proving lower bounds for AC 0 has been developed in a series of papers, culminating in the powerful and elegant techniques of [H as87, Yao85, ABFR91] . These papers provide exponential size lower bounds for constant depth circuits computing the PARITY function. These lower bounds prompted people to look at constant depth, polynomial size circuits with PARITY gates along with AND, OR and NOT gates but Razborov [Raz87] proved that these circuits could not compute the MAJORITY function. Smolensky [Smo87] extended Razborov's method to show that an AC 0 circuit with MOD p gates cannot compute the MOD q function if p and q are distinct primes. This implies that no AC 0 circuit containing MOD gates for a single prime can compute the MAJORITY function. Therefore, the next natural extension of the above class was to allow MOD m gates for various moduli m. This extension is known as the class ACC. It should be noted that this class was mentioned implicitly by Barrington in [Bar86] (see also [Bar89] ). Though there has been a fair amount of research on ACC, we still do not know much about this class except the trivial fact that AC 0 ( ACC NC 1 where NC 1 is the class of languages accepted by polynomial size, O(log n) depth circuits with NOT gates and bounded fan-in AND and OR gates. Barrington [Bar89] has conjectured that ACC ( NC Yao [Yao90] proved the rst nontrivial upper bounds on the power of ACC circuits; these bounds were slightly improved by Beigel and Tarui [BT91] who showed that each set in ACC is accepted by a family of deterministic depth three threshold circuits of size 2 (log n) O (1) . These results have been proved for nonuniform ACC. We are, however, interested in the uniform version of ACC.
A circuit family consists of a sequence of circuits C 1 ; C 2 ; : : :, where circuit C n takes n Boolean inputs. The circuit family is uniform if a description of C n can be computed eciently from n; otherwise the circuit family is said to be nonuniform. The original motivation for studying uniform circuit families came from a desire to relate time and space complexity classes to circuit complexity (see, e.g., [Bor77] ). Some sort of uniformity condition is essential for this endeavor to succeed, since it is an easy observation that there are sets with trivial circuit complexity that are not even recursive. The question of exactly which uniformity condition one should use has proved to be somewhat controversial, and largely it has been a matter of taste. When providing upper bounds, or when dening complexity classes, as a practical matter it usually makes no dierence which uniformity condition one uses. For example, Ruzzo [Ruz81] considers a number of related uniformity conditions, and shows that, for all k 2, NC k consists of languages dened by uniform circuits of polynomial size and (log n) k depth, no matter which of those uniformity conditions is considered. For very small complexity classes, however, the uniformity condition is sometimes crucial. For example, P-uniform NC 1 circuits are known for division [BCH84] , but it remains an open question whether one can improve this result using a more restrictive uniformity condition. Similarly, [BIS90] presents a number of beautiful characterizations of subclasses of NC 1 using Dlogtime uniformity, but these characterizations are not believed to hold if less restrictive uniformity conditions are used. In this paper, we consider uniform circuits out of necessity. The lower bounds that we present are not known to hold in the nonuniform setting.
Before we can state our results, we need a few technical denitions. Let us call a function f constructible if f (n) = 2 g(n) , where g(n) can be computed from n (in binary) in time polynomial in g(n). Let subexp denote the class of all functions that are bounded above by some constructible function f such that 8 > 0 f (n) = o(2 n ). Let subsubexp denote the class of all functions that are bounded above by some constructible function f such that for all k, f (k) (n) < 2 n (where f (k) denotes f composed with itself k times). A typical example of a function in subexp is 2 n 1= log 3 n , and typical examples of functions in subsubexp are n log n and 2 (log n) log log n . It is not hard to prove that if s is in (sub)subexp , then so is s (log s) k , for any constant k. In this paper, we provide lower bounds for the class of languages accepted by uniform circuit families of ACC circuits of (sub)subexponential size. We show that PERM (the permanent of a matrix) is not in ACC(subexp) and that PP 6 ACC(subsubexp). Our main tool in proving these results is the following theorem: Theorem 1 There is a set Y in PP such that ACC(subexp) Dtime(n 2 ) Y . Theorem 1 trivially gives us an important corollary (which also follows from a more general lower bound proved later in the paper): Corollary 2 ACC ( PP. This seems to be one of the very few instances 1 where lower bounds are known for the uniform circuit complexity of certain languages or functions, but where nothing is known about the nonuniform circuit complexity. For example, the combinatorial and algebraic techniques developed in [H as87, Raz87, Smo87] make no use of uniformity, and thus they provide lower bounds on nonuniform circuit size. The uniformity condition is critical in the proof of Theorem 1; it is still unknown if PP = Dlogspace-uniform ACC. Although Dlogspace-uniform ACC is trivially seen to be properly contained in PSPACE, it is not known if P-uniform ACC = PSPACE. In fact, it is even unknown if there is any set in Ntime (2 n O(1) ) that is not accepted by a nonuniform ACC circuit family.
To prove Theorem 1, we will rst use the results of Toda [Tod91] , Yao [Yao90] and Beigel and Tarui [BT91] to convert a circuit family in ACC((sub)subexp) into an equivalent circuit family of depth two circuits with a symmetric gate at level two, AND gates of small fan-in at level one and the input gates at level zero. However, since we need the resulting circuit family to be uniform as well, we need to show that the above conversion process can be done uniformly. We then show that the language recognized by the new circuit family can be quickly recognized by a deterministic Turing machine that has access to a particular oracle set in PP. Results about PERM then follow from Valiant's [Val79] results about the class #P.
Section 2 presents some basic denitions. The following section states Theorem 3, which is a uniform version of the main result of [BT91] . Theorem 3 is then used to prove the main results of the paper. Section 4 is devoted to the proof of Theorem 3, and is the longest and most technicallyinvolved part of the paper. Even though the basic machinery of this section was developed in [Yao90, BT91] , there are many obstacles to overcome to ensure that one maintains uniformity. The nal section of the paper presents conclusions and open problems.
Preliminaries
We will assume that the reader is familiar with circuits and standard complexity classes such as NP, PP, PH etc. and the various notions of reducibility. . Barrington and Th erien showed that ACC is equal to the class of languages recognized by polynomial length programs over solvable monoids [BT88] . Razborov [Raz87] and Smolensky [Smo87] also studied bounded depth circuits containing AND, OR and MOD gates. Yao's denition of ACC is slightly dierent from the one given by Barrington et al; it allows a xed nite set S of moduli instead of a single modulus m. It is easy to see that a MOD m gate can simulate a MOD k gate for any k that divides m. Letting m to be the least common multiple of the elements in S makes the two denitions equivalent. Yao [Yao90] showed that every language in ACC is recognized by a family of depth two probabilistic circuits with a symmetric gate at level two and 2 (log n) O(1) AND gates having fan-in (log n) O(1) at level one. Beigel and Tarui [BT91] improved this to show the existence of deterministic circuit families of this sort. It is well known from [Val79] that PERM is complete for #P under polynomial time many-one reductions ( p m ).
Denition 5 Let fC n g be a family of circuits. Following [Ruz81] , we dene the direct connection language L of fC n g as: L = fhn; g 1 ; g 2 i : g 1 = g 2 and g 1 is a gate in C n or g 1 6 = g 2 and g 2 is an input to g 1 in C n g.
Here g 1 and g 2 are names of gates and n is in binary notation.
Denition 6 A circuit family fC n g is uniform if its direct connection language can be recognized in polynomial time by a Turing machine. Note that the time is polynomial with respect to the length of the strings in the language 2 (jhn; g 1 ; g 2 ij) and not merely polynomial in n. The Turing machine that recognizes the direct connection language of fC n g will be referred to as the uniformity machine for fC n g.
Denition 7 Let ACC(s(n)) denote the class of languages accepted by uniform circuit families of constant depth circuits with NOT gates, and unbounded fan-in AND, OR and MOD m gates (for some integer m 2) of size s(n). Then
2 Note that this is slightly dierent from the notion of Dlogtime-uniformity that is generally used for small complexity classes (see [BIS90] and [Ruz81] ). Our notion of uniformity can be informally referred to as Polylogtime-uniformity. The reason we use this notion is that we are dealing with circuits of (sub)subexponential size and the proofs are much simpler with this uniformity condition. It should be noted that a set has uniform ACC((sub)subexp) circuits with respect to our notion of uniformity if and only if it has Dlogtime-uniform ACC((sub)subexp) circuits. This can be established by \padding" a circuit with many dummy gates.
The main results
For the proof of Theorem 1, we will rst show the following.
Theorem 3 Suppose L is accepted by an ACC((sub)subexp) circuit family fC n g of s(n) sized circuits. Then L is accepted by a uniform, depth two circuit family 3 whose circuits have the following properties:
Level one consists of a (sub)subexponential number of AND gates having fan-in (log s(n)) O (1) .
Furthermore, given the name of one of these AND gates, the exact fan-in of this AND gate can be computed deterministically in time (log s(n)) O(1) .
There is a symmetric gate at level two. Furthermore, given the number m of AND gates that evaluate to one, it can be determined deterministically in time (log s(n)) O(1) if the symmetric gate will evaluate to one. The above theorem is the most important part of the argument and most of the paper hereafter is devoted to its proof. The proof uses techniques developed by Beigel and Tarui [BT91] , Yao [Yao90] and Toda [Tod91] . The reader who is willing to accept the fact that the construction of [BT91] can be carried out uniformly can simply skip Section 4 (where Theorem 3 is proved). The rest of this section assumes that Theorem 3 is true, and uses it to prove our main results.
Proof. (of Theorem 1) Let fC n g be a circuit family in ACC(subexp) that accepts L. Using the result in Theorem 3, we can get a uniform family of circuits fD n g such that for every n, D n is a deterministic depth two circuit having the properties mentioned in the statement of Theorem 3.
Let M L be a nondeterministic Turing machine that, on input x, guesses the name of one of the AND gates of D n (n = jxj) and the names of all the inputs of D n that are connected to this gate. PERM [1] where PERM [1] refers to the case where the machines can only make at most one call to the oracle PERM. We know that Dtime(n 2 ) PERM [1] ( Dtime (n   3   ) PERM [1] from the hierarchy theorem of [HS65] . Suppose PERM has ACC(subexp) circuits. Let L 2 Dtime(n 3 ) PERM [1] and let M be the oracle machine that accepts L making at most one call to PERM. Let L 0 = fhx; zi : M accepts x if the answer from PERM to the query made by M on input x is z g. Clearly, L 0 2 P. Similarly, let L 00 = fhx; ii : the i th bit of the query by M on input x is 1g. Clearly, L 00 2 P as well. A careful reading of Valiant's proof [Val79] reveals that the membership question for any set in PP can be reduced to PERM via uniform AC 0 circuits. Therefore, by the hypothesis, PP has ACC(subexp) circuits and hence, P has ACC(subexp) circuits. Now we can describe an ACC(subexp) circuit family for L. On any input, the query made to PERM is constructed using the circuits for L 00 , the circuits for PERM are then used to get the answer to the query and nally we use the circuits for L 0 to determine whether x 2 L. Since L 0 , L 00 and PERM all have ACC(subexp) circuit families, the resulting family for L is also in ACC(subexp). Therefore, using the result in Theorem 1, L 2 Dtime(n 2 ) PERM [1] which contradicts the hierarchy theorem of [HS65] since we started with an arbitrary L in Dtime(n 3 ) PERM [1] . Dtime(subsubexp) ACC(subsubexp). The last step, i.e., Dtime(subsubexp) ACC(subsubexp) follows from the claim above. Hence, P PP ACC(subsubexp), which is a contradiction, and the theorem follows.
Proof of Theorem 3
This section is devoted to the proof of Theorem 3. The denitions, lemmas and theorems presented in this section all lead up to the proof. Since the proof of Theorem 3 is fairly involved, we rst start with a very high level outline. Outline: Since our goal in this section is to prove that the construction of [BT91] can be done uniformly, it is necessary to prove some preliminary results about uniform constant depth circuits. To that end, we dene the notions of \clean" and \nice" circuits, which are circuits that have certain properties that we nd essential in presenting our uniformity results. The proof of Theorem 3 consists of a number of transformations of a circuit. Without loss of generality, we start out with a \nice" circuit family. After each transformation, we will have a circuit that may not obviously satisfy the \niceness" condition, but at least satises the weaker notion of being \clean". We show that this clean circuit can then be transformed into a nice circuit of the same depth, and the process repeats. Our results concerning the \nice" circuit families are proved using a variation of the alternating Turing machine model (ATM). The main steps in the transformation are:
All the AND and OR gates in the circuits are replaced by constant depth probabilistic subcircuits. This step removes all the OR gates from the circuits and the only remaining AND gates have small fan-in. The circuits are probabilistic but the number of probabilistic bits used in each case is small and is in fact a simple function of the size of C n .
All the MOD gates in the circuit with composite moduli are replaced with equivalent subcircuits so that the resultant circuits consist only of MOD gates with prime moduli.
The circuits are now made deterministic by taking separate copies of those for each setting of the probabilistic bits and connecting all outputs to a MAJORITY gate.
A general technique is used, showing how nice circuits with small fan-in AND gates can be replaced by equivalent circuits with the same depth, whose outputs are MOD gates.
An induction is begun, where each step reduces the depth of the circuit. At the beginning of the inductive step, the circuit consists of a symmetric gate on the output level, where the inputs to the symmetric gate are \nice" ACC circuits with MOD p gates feeding into the symmetric gate. Then, using techniques developed by Toda [Tod91] and Yao [Yao90] , we create an equivalent circuit with a new symmetric gate that \absorbs" the level of MOD p gates; thus the new circuit has smaller depth.
Nice Circuits
Denition 8 A circuit family fC n g is well-named if for every n, the name of the output gate of C n can be computed from n (in binary) in polynomial time (i.e., in (log n) O(1) time).
Denition 9 A circuit family fC n g is said to have the strong connection property if for all n, for every connection g ! h in C n , where i is the number such that g is the i th input to h (assuming lexicographic ordering), it is the case that h can be computed in polynomial time from hn; g; ii, and additionally, given hn; h; gi, the number i can be computed in polynomial time. Under the weaker assumption that this condition holds whenever h is an AND gate then fC n g is said to have the strong connection property for ANDs.
Denition 10 A circuit family fC n g is said to have small fan-in AND gates if for every n, the fan-in of each AND gate in C n is polylogarithmic in the size of C n .
Denition 11 Let C be a circuit and let P be a path in C from the output gate to an input gate (say t). Let G 1 ; G 2 ; : : : ; G k be the sequence of the types of gates occurring on P so that G 1 is the type of the output gate of C and G k is the type of the gate that t is connected to. Then the sequence (G 1 ; G 2 ; : : : ; G k ) is dened as the signature of the path P .
Denition 12 The compression of a signature s is the sequence s 0 that results from applying the following operation as many times as possible to s: replace \AND, AND" by \AND" and replace \OR, OR" by \OR". That is, the compression of s contains no two adjacent ANDs or ORs.
Denition 13 A circuit family fC n g is clean if
It is well-named. It has the strong connection property for ANDs. Every path from an output gate to an input gate in any circuit C n has the same signature.
(Note that only constant depth circuit families can be clean.)
Denition 14 A circuit family fC n g of size s(n) is nice if it has the following properties: fC n g is clean.
For every n, the fan-in of every gate g in C n can be computed from g in time (log s(n)) O(1) . For every n, the depth of a gate g in C n can be computed from g in time (log s(n)) O (1) . Each circuit C n is in tree form (excluding the inputs and negated inputs, which may fan out to many gates at level 1).
fC n g has the strong connection property. For all input lengths n, all the MOD gates in C n have the same fan-in.
Our main lemma in this subsection is Lemma 6, which states that any uniform ACC circuit family can be transformed into an equivalent nice family.
Lemma 6 Suppose fC n g is an ACC((sub)subexp) circuit family. Then there exists an equivalent nice family fD n g of (sub)subexponential size. Furthermore, If fC n g is clean, then the signature of fD n g is the compression of the signature of fC n g. If fC n g is clean and has small fan-in AND gates, then fD n g has small fan-in AND gates.
The proof of the above lemma follows from a sequence of lemmas that are presented below. The proofs of these lemmas make use of a version of the Alternating Turing Machine (ATM) model of computation. The model that we use here is somewhat dierent from the one dened in [CKS81] .
The existential and universal states in our ATMs behave as usual (for background on alternation, see [CKS81] ). Each conguration of an ATM has either zero, one, or two successor congurations (i.e., the fan-out of any node in the computation tree is at most two). We follow the convention that the ATM is always provided the length of the input (in binary) on the work tape as part of its initial conguration on a particular input. This convention has been introduced to simplify the proof. (It is worthwhile to note that the input length can be computed deterministically in logarithmic time (see [BCGR92] ) but this requires multiple accesses to the input along a given computation path.) We consider ATMs that access their input only at the leaves. (That is, the only congurations that depend on the input are halting congurations. These are of two types: those that accept if and only if bit i of the input is 1, and those that accept if and only if the complement of bit i is 1 (for some i that is recorded on the address tape). The results in [Sip83] show that this convention can be introduced without loss of generality.)
The MOD states and other aspects of our ATM model are described in the following denitions. Let T denote the computation tree of an ATM M on a particular input. The root of the tree is said to have alternation depth 1, and a node in the tree labelled by conguration 2 with parent labelled by conguration 1 is dened to have alternation depth one greater than the alternation depth of 1 if there is an alternation between 1 and 2 , and the alternation depth of 2 is equal to that of 1 otherwise. The alternation depth of a tree is the maximum alternation depth of all nodes in the tree. The alternation depth of an ATM is the maximum alternation depth of all its alternation trees. It is necessary for us to dene a notion of \clean" ATMs corresponding to our notion of \clean" circuit families. This is accomplished using the following denitions:
Denition 17 Let and be two dierent congurations of an ATM. If is reached from via a path that contains an alternation only in the step at which is reached, then is called a primary descendent of . Denition 18 For a computation path of an ATM on an input, let C 1 ; C 2 ; : : : C k be the sequence of congurations such that C 1 is the initial conguration, and C i+1 is a primary descendent of C i . The prole of the path is the sequence t 1 ; t 2 ; : : : t k such that if conguration C i is existential (universal, MOD m ), then t i = OR (AND, MOD m ).
Denition 19 An ATM is clean if every path in every alternation tree of the ATM on every input has the same prole. (Note that only ATMs making O(1) alternations can be clean.)
Denition 20 An ATM running in time t(n) has well-behaved universal congurations if each universal conguration has t(n) O(1) primary descendents, and given a universal conguration and a number i, the i th primary descendent of can be computed in time t(n) O(1) .
Lemma 7 Let L f0; 1g 3 , let s be a function in (sub)subexp, and let L be accepted by a uniform family fC n g of depth d circuits (d = O(1)) of type ACC(s(n)). Then L is accepted by an ATM M that has existential (9), universal (8) and MOD states (for the same set of moduli), that runs in time (logs(n)) O (1) and has alternation depth a = O(1). Moreover, If fC n g is clean, then the prole of M is the compression of the signature of fC n g. If fC n g is clean and has small fan-in AND gates, then M has well-behaved universal congurations.
Proof. Suppose L is accepted by a uniform circuit family fC n g. Let U be the uniformity machine for fC n g. M behaves as follows:
On input x, (with n = jxj on the work tape) (9) guess the name of the output gate (say g) of C n of length (log s(n)) O (1) .
Use U to verify that g is indeed a gate in C n . (I.e., check that U accepts hn; g; gi.) (8) gates h of length (log s(n)) O(1) check that U rejects hn; h; gi (so that g is indeed the output gate) Call Eval(g). It is fairly obvious that M accepts x i C jxj evaluates to 1 on input x. Note that M consults its input only at the leaves. It is clear that M makes a constant number of alternations and runs in time (log s(n)) O (1) . Indeed, the most time-consuming part of the simulation involves running the uniformity machine U . The constructibility conditions on s are also essential here.
If fC n g is clean, then it is well-named, and thus the name of the output gate g can be computed deterministically. Also, since all circuits in fC n g have the same signature, each output gate is of the same type. If the type of the output gate is MOD m , for instance, we can avoid the extra two levels of alternation caused by the processing outside the routine Eval, by starting out in a MOD m conguration, deterministically computing g (i.e., with existential nodes of fan-out 1), existentially guessing h, rejecting if U rejects hn; g; hi, and otherwise proceeding to Eval(h). The case when the output gate is and AND or OR gate is handled similarly. Thus if fC n g is clean, the prole of M can easily be seen to be the compression of the signature of fC n g.
If fC n g has the strong connection property for ANDs and all AND gates have fan-in (log s(n)) c , then instead of universally guessing an input h to an AND gate g, universally guess a number i (log s(n)) c and deterministically compute the name of the gate h. If M is simulating r consecutive levels of AND gates of C n , it is not hard to see that each universal conguration of M will have at most (log s(n)) rc primary descendents, and M thus has well-behaved universal congurations.
The other claims of the Lemma are easily seen to hold. Lemma 7 does not guarantee the existence of a clean ATM accepting a language when the given circuit family is not already clean. This is remedied by the following lemma. It is fairly obvious that N is clean and for every x, N accepts x i M accepts x. Our main reason for introducing the ATM model is the following lemma, which enables us to construct \nice" circuits.
3. Given a conguration and number i the number of primary descendents of , the i th primary descendent of (under the usual lexicographic ordering) can be computed in time time t(n) O(1) from the encoding of . 4 . All the MOD congurations in the computation tree have the same number of primary descendents. 5. If M has well-behaved universal congurations, then N also has this property.
Proof. The proof is very similar to the proof of Lemma 7. We will need to settle on some convention of encoding paths in an alternation tree, with the property that for every path of length i t (n) in an alternation tree, there is exactly one string of length 21t(n) that denotes that path. This can easily be accomplished by encoding sequences in fleft, right, stopg 3 in the obvious way; note that there will be many strings that do not correspond to any path in the tree. Similarly, pick some encoding of congurations of M so that any conguration of M on inputs of length n has a unique encoding using c1t(n) bits (for some constant c). Again, many strings of length c1t(n) will not correspond to any conguration of M .
N will begin its computation on x by rst computing (deterministically) t(n). (Note that this can be done regardless of whether the initial conguration of N is existential, universal, or MOD m .) If M has well-behaved universal congurations, then let I (n) = b log t(n) for some constant b; otherwise let I (n) = t(n). (Note that the decision of which value to use for I (n) can be encoded in the nite control of N .) Then N will set to be equal to the initial conguration of M , and run the routine Eval().
Eval()
If is an existential or MOD m non-halting conguration then existentially guess strings w of length 21t(n) and of length c1t(n). If w encodes a path from to conguration , where the last step in the path involves an alternation (so is a primary descendent of ) then enter a conguration of the same type as and call Eval() else call Trivial(reject) If is a universal non-halting conguration then there are two cases:
(1) We are simulating a machine M with well-behaved universal congurations. -way existential branch all of which call Trivial(reject) (respectively, the rst of which calls Trivial(accept) and the rest of which call Trivial(reject)).
Universally guess i b log t(n
Machine N uses its worktape to record the path in the alternation tree leading to the current conguration. Thus no conguration of N will label two distinct nodes in the alternation tree.
Let us now verify the various properties claimed in the statement of the lemma. Given a conguration of N , one can trace through the path in the alternation tree leading to (since this information is recorded in ). This allows one to compute the alternation depth of , as well as to nd the conguration reached after the last alternation on this path, and compute the number j of moves with fan-out 2 that have occurred along this path between and . If is an 9 or MOD conguration, the number of primary descendents of is 2 . In the particular case that is a MOD conguration, note that j = 0; thus all the MOD congurations have the same number of primary descendents. Furthermore, if 0 is the i th primary descendent of , then the number i is encoded in (c + 2)t(n) 0j consecutive positions in the bit string encoding the path leading to 0 , thus enabling us to compute 0 given hn; ; ii. The other claims of the lemma are easy to verify.
Lemma 10 Let L be accepted by an ATM M satisfying the conditions of Lemma 9, running in time t(n). Then there is a nice ACC(2 O(t(n)) ) circuit family fC n g accepting L, such that the signature of fC n g is the same as the prole of M . Furthermore, if M has well-behaved universal congurations, then fC n g has small fan-in AND gates.
Proof. The proof of this lemma is by a standard simulation of the sort introduced by [Ruz81] . The output gate of C n will be labelled by the initial conguration of N on an input of length n (i.e., with n recorded on the worktape, as per the conventions of our ATM model). The inputs to any gate labelled with conguration will be all of the primary descendents of . Universal congurations are represented by AND gates, existential congurations by OR gates, and MOD m congurations by MOD m gates. Halting congurations are either constant 1 or 0 gates (if they do not depend on the input) or are input gates connected to (negated) input i (if they access input bit i).
It is easily veried that fC n g satises the requirements of the lemma. 
Transformations on Circuits
Denition 21 Suppose G is a particular type of gate. Let fG r g denote a family of gates such that the gate G r is of type G and takes r inputs. Let fE r g be a family of subcircuits so that for every r, E r takes r inputs and has a single output. We will assume an ordering on the inputs of G r and E r and let x 1 ; x 2 ; : : : ; x r denote the inputs to G r and y 1 ; y 2 ; : : : ; y r denote the inputs to E r . We say that E r replaces G r in a circuit C if we remove G r from C and put E r in its place in such a way that the output gate of E r is connected to exactly the gates that G r is connected to in C, and the inputs to G r now become inputs to E r so that for all i, 1 i r, x i = y i . In general, when we talk about replacing a gate type G in a circuit, we will mean that all occurrences of G in the circuit are replaced simultaneously.
Lemma 11 Suppose fC n g and fE r g are nice circuit families. Let G denote a particular type of gate used in the circuits of fC n g. For every n, let fD n g denote the circuit family obtained by replacing all occurrences of G (of the form G r for various r) by a subcircuit E r . Then the circuit family fD n g is clean.
Proof. It is clear that fD n g is well-named and that every path from output to input has the same signature. Thus we need only show that fD n g is uniform and has the strong connection property.
Consider the transformation from C n to D n for a particular value of n. Let g (with fan-in r) be an instance of G in C n and let E r be the subcircuit that replaces g. Suppose E r consists of the gates h 0 ; h 1 ; : : : ; h s where h 0 is the output gate of E r . The names of these gates in the new circuit D n will be g#h i , for 0 i s. Let L 0 be the direct connection language for fC n g, L 1 for fE r g and L for fD n g. Similarly, let f 0 , f 1 , and f be the functions that, given hn; g; hi, compute the number i such that h is the i th input to g in C n , E n , and D n , respectively, and let f 0 0 ; f 0 1 , and f 0 be the related functions that compute h given hn; g; ii. To accept L, and to compute f , one has to consider the following cases:
Check that hn; g 0 ; gi 2 L 0 . Note that f (n; g 0 ; g#h 0 ) = f 0 (n; g 0 ; g). 5. Strings of the form hn; g#h; g 0 i, where G is not the type of g 0 . This is done as follows:
Check that hn; g; gi and hn; g 0 ; g 0 i are in L 0 , where g has type G. Check that hn; g; g 0 i 2 L 0 .
Compute the fan-in r of g from its description. Check that hr; h; hi 2 L 1 .
Compute the number j such that g 0 is the j th input to g (using the strong connection property). Let x 1 ; x 2 ; : : : ; x r denote the inputs to E r . Check that hr; h; x j i 2 L 1 . Note that f (n; g#h; g 0 ) = j. 6. Strings of the form hn; g 0 #h; g#h 0 i where both g and g 0 are of type G.
Check that hn; g; gi and hn; g 0 ; g 0 i are in L 0 .
Compute the fan-in r of g and check that h 0 is the output gate of E r .
Compute the fan-in r 0 of g 0 and check that hr 0 ; h; hi 2 L 1 .
As in the previous case, check that g is the j th input to g 0 and that h is connected to input j of E r 0. It is not hard to see that all the above cases can be checked within the required time bounds and hence the new circuit family fD n g is uniform as well.
A similar analysis shows that f 0 can also be computed in time polynomial in the length of its input, and thus fD n g has the strong connection property.
Lemma 12 Suppose L is accepted by an ACC((sub)subexp) family fC n g. Then L is accepted by a nice probabilistic ACC((sub)subexp) circuit family fD n g 4 such that fC n g has no MOD m gates for composite modulus m. fC n g has small fan-in AND gates. For every n, the number of probabilistic inputs in D n is polylogarithmic in the size of D n .
Proof. By Lemma 6, we may assume that fC n g is nice.
Let n be xed. The transformation C n ! D n is carried out by performing the following sequence [KVVY92] .) The size of the new circuit is only polynomially more than that of the old one. If the AND or OR gate being replaced has r inputs, then the probabilistic circuit that replaces it uses O((log r) 3 ) random bits. The probabilistic circuits have the property that the probability of error for the whole circuit is less than 1 4 after all the AND and OR gates have been replaced by these probabilistic circuits, even when the same O((log s(n)) 3 ) probabilistic bits are fed into the probabilistic inputs of each of these subcircuits. (Even though Allender and Hertrampf discuss space uniformity, it is clear from their proof that the probabilistic circuits are uniform even in our sense of uniformity.) We can now apply Lemma 11 to prove that the new circuit family (now probabilistic) is clean, and thus by Lemma 6 there is an equivalent nice circuit family fC gates for a xed set of moduli, the size of the circuit after this step goes up by at most a constant factor. We again use Lemma 6 to get a nice family of probabilistic circuits fC The subcircuit that replaces G is a three level subcircuit that is described as follows: It is not hard to see that the subcircuit family described above is nice for every prime power p e . (The only point that is not completely obvious is checking that the strong connection property holds, but this is straightforward to verify.) Using Lemma 11 we can now replace every MOD gate with a prime power modulus with a subcircuit that consists only of MOD gates with prime moduli and we now get a clean circuit family that only has AND gates and MOD gates with prime moduli. The size of the subcircuit that replaces a MOD p e gate is
) which is a polynomial in the size of the circuit C 2 n , and thus the new circuit family also has (sub)subexponential size. The proof is completed by appeal to Lemma 6. .
Circuits with Symmetric Gates
In order to prove Theorem 3 we need to show how to convert an ACC(subexp) circuit family into a uniform deterministic depth two circuit family that has a symmetric gate at the root and AND gates of small fan-in at the bottom level. So far we have only dealt with ACC type circuits. To proceed, we need to deal with circuits that have arbitrary symmetric gates (but only at the root). However, since most of the results proved so far only deal with uniform ACC type circuits, we need to expand the notion of uniformity a little so that the results can also be used with circuits that have arbitrary symmetric gates at the root. The new notion of uniformity is explained in the following denition:
Denition 22 Let f : N ! N be a function. Then fC n;t : n 2 N, 1 t f (n)g is a uniform family of ACC sequences if there is a constant d and a nite set S such that for all n and for all t, C n;t is a circuit of depth d taking inputs from the set fx 1 ; x 2 ; : : : ; x n g and having AND, OR, and MOD m gates (for m 2 S) and the direct connection language dened as fhn; t; g 1 ; g 2 i : g 1 = g 2 and g 1 is a gate in C n;t or g 1 6 = g 2 and g 2 is an input to g 1 in C n;t g can be recognized in polynomial time. A uniform family of ACC sequences fC n;t : n 2 N, 1 t f (n)g together with a function SYM : N2N ! f0; 1g, denes a uniform SYMACC circuit family fD n g such that for every n, D n is a circuit with a symmetric gate at the output level that computes SYM(n; i) where i is the number of its inputs that evaluate to 1.
The symmetric gate has fan-in f (n) and the output gates of C n;t , 1 t f (n), are connected to it.
Given n and i, f (n) and SYM(n; i) can be computed in time polylogarithmic in the size of D n . Note that the results proved so far also hold with this new notion of uniformity. In particular, letting f (n) = 1 for all n and letting SYM be the identity function reduces this to the old notion of uniformity. Also, we will use the fact that Lemma 6 also holds in this new setting. That is, given a uniform clean family of ACC sequences, there is an equivalent nice family of ACC sequences with the same prole and of approximately the same size. (In proving the analog of Lemma 6 in this new setting, the index t of circuit C n;t would be provided to the ATM as an additional parameter on the worktape, along with n.)
Lemma 13 Let L be accepted by an ACC((sub)subexp) circuit family fC n g. Then there is a constructible (sub)subexponential function s and there is a constant c such that L is accepted by a deterministic circuit family fD n g where for every n, D n has a MAJORITY gate at the root, connected to the output gates of C n;t , 1 t 2 (log s(n)) c where fC n;t : n 2 N, 1 t 2 (log s(n)) c g is a uniform family of ACC sequences with small fan-in AND gates, no OR gates, and no MOD m gates for composite m.
Proof. By Lemma 12, if L is accepted by an ACC((sub)subexp) circuit family, then L is accepted by a nice ACC((sub)subexp) family of probabilistic circuits with small fan-in AND gates, no OR gates, and no MOD m gates for composite m, using at most (log s(n)) c probabilistic bits (for some constant c), where s(n) bounds the size of C n . Now construct the sequence of circuits fC n;t g where t is a bit string of length (log s(n)) c . The gates in fC n;t g will have names of the form ht; gi where g is a gate in C n , and the connections among all gates are the same, except that if gate g in C n is connected to probabilistic bit number j, then gate ht; gi will be connected to the j th bit of t. (I.e., the new circuit sequence consists of identical copies of C n , with particular choices of probabilistic bits hardwired in.)
Let D n consist of a MAJORITY gate with inputs from the various C n;t . It is clear that the new circuit accepts the same language as fC n g. The size of D n is O(s(n)2 (log s(n)) c ) which is (sub)subexponential. It is immediate that the other required properties also hold.
The following lemma shows how one can in eect \push" an AND gate below a level of MOD gates (much as multiplication distributes over addition).
Lemma 14 Let fC n;t g be a nice family of ACC sequences of (sub)subexponential size, having small fan-in AND gates, no OR gates, and no MOD m gates where m is composite, where the output gate of each circuit is an AND gate, and the inputs to that AND gate are MOD p gates. Then there is an equivalent nice sequence fD n;t g with the same depth, also of (sub)subexponential size with small fan-in AND gates, no OR gates, and no MOD m gates where m is composite, where the output gate of each circuit is a MOD p gate, and the inputs to that MOD p gate are AND gates.
Proof. Our proof again follows the outline given in [BT91] , where we must be careful to see that the transformation can be done uniformly.
Suppose G is an AND gate (the output gate of some C n;t that has r MOD p gates G 1 ; G 2 ; : : : ; G r as inputs). Note that r is polylogarithmic in s(n), where s(n) bounds the size of C n;t . Let the fan-in of G i be n i for all i, 1 i r and let fx ij g, 1 j n i denote the set of inputs to G i . Finally, let This expression can be realized by a MOD p gate (call it g) with AND gates of fan-in at most r(p01) as inputs. Since r is (log s(n)) O(1) , the fan-in of these AND gates is also polylogarithmic in s(n).
The only thing we need to take care of are the negative coecients in the above expression. That is done by multiplying 5 the negative coecients by (1 0 p). The expression is changed slightly and the term (01) k01 is replaced by c k where c k = 1 if k is even and c k = p 0 1 if k is odd. Now we interpret scalar multiplication as repeated addition and the multiplication of variables is realized by AND gates. The expression (3) that we have derived above is in the most general form. For our situation, we can simplify things by noticing that all the MOD p gates G 1 ; G 2 ; : : : ; G r have the same fan-in since the sequence fC n;t g is nice. If we let this fan-in be denoted by n 0 , then it is not hard to see that the number of AND gates that are input to the new MOD p gate g is Note that since r is polylogarithmic in s(n), this expression (i.e., the fan-in of the new MOD gate)
can be computed in time (log s(n)) O(1) from hG; G 1 ; : : : ; G r i.
To show that this step can be done uniformly, we must show how the new gates created in this step should be named so that the direct connection language of the new circuit family can be recognized within the required time bound. The name of the new MOD p gate is g = hG#hG 1 ; G 2 ; : : : ; G r i; MOD p i. Looking at the expression (3), it is clear that a typical AND gate has k(p 0 1) inputs where 1 k r. The k(p 0 1) inputs can be divided up into k groups of size (p 0 1) each. Every group represents a distinct gate in the set fG 1 ; G 2 ; : : : ; G r g. The (p 0 1) inputs in a particular group (representing say G i ) are simply some of the input gates to G i (with repetitions allowed) in C n;t . Depending on the value of c k , such an AND gate either appears once or (p01) times. The name of such an AND gate is hG#hhH 1 #L 1 i; hH 2 #L 2 i; : : : ; hH k #L k ii#m; ANDi where H 1 ; H 2 ; : : : ; H k are distinct gates from the set fG 1 ; G 2 ; : : : ; G r g and each L i , 1 i k is a list of (p 0 1) of the gates that are input to H i in the original circuit. Note that L i is allowed to have repetitions. The number m is either 0 (indicating only one copy of the gate; this will be the case if k is even) or between 1 and (p 0 1) and is used for indexing the (p 0 1) dierent copies.
We now show how to recognize the direct connection language for the new circuit family that we get after applying this transformation. Let L 0 be the direct connection language before the step and L the one after the step. Note that the strings in L conform to the naming scheme discussed above. The following cases must be considered:
1 ). Since s is (sub)subexponential and r is polylogarithmic in s, the size of the new circuits is still (sub)subexponential.
Note that this step does not preserve the tree structure of the circuit so we use Lemma 6 to produce an equivalent nice circuit sequence.
Lemma 15 Let L be accepted by a uniform nice SYMACC circuit family fC n g of (sub)subexponential size, with small fan-in AND gates, no OR gates, and no MOD m gates for composite m, such that each path from the output gate to an input passes through k 1 MOD gates. Then there is an equivalent SYMACC circuit family fD n g satisfying the same conditions, such that each path from the output gate to an input gate passes through k 0 1 MOD gates.
Proof. Our proof follows the outline in [BT91] , using techniques developed in [Yao90, Tod91] .
Let L and fC n g be as in the statement of the lemma, where the output gate of C n computes the function A(n; ), where is the number of elements of fC n;i : 1 i f (n)g that evaluate to 1. By Lemma 14, we may assume without loss of generality that the output of each circuit C n;i is a MOD p gate. Since fC n g is nice, for each n there is some n 0 so that each MOD p gate in C n;t has fan-in n 0 (where n 0 can be computed in (log s(n)) O(1) time from n). For each i f (n), let the inputs to the i th of these MOD p gates be denoted by x i;j , 1 j n 0 . Then the value of fC n g can be expressed as A(n; X 1if (n) MOD p (x i;1 ; x i;2 ; : : : ; x i;n 0 )).
Let k(n) = 1 + blog p f (n)c so that p k(n) > f (n). Note that k(n) is computable in time (log s(n)) O (1) . For the rest of this discussion, x n, and let k denote k(n).
It is shown in [BT91] that the polynomial P k dened by , by our conventions, there will also be circuits D n;t where t is not of this form; each such circuit D n;t will be a trivial rejecting circuit that will therefore have no eect on the output of the symmetric gate.)
The output gate of each circuit D n;hi;m;c;j 1 ;:::;j (p01)m i will be an AND gate with the name g =hn; i; m; c; j 1 ; : : : ; j (p01)m ; ANDi. The inputs to g will be the (p 0 1)m gates that are the j th l inputs to the MOD p gate G i in the original circuit C n;i . Note that since C n;i has the strong connection property, one can show that D n;hi;m;c;j 1 ;:::;j (p01)m i does, too.
Note that the number of bits needed to write any such index hi; m; c; j 1 ; : : : ; j (p01)m i is bounded by (log s(n)) b for some constant b, and thus if we dene f 0 (n) to be equal to 2 (log s(n)) b
, it follows that the symmetric gate computing B in circuit D n has fan-in f 0 (n), where f 0 (n) is computable in time polylogarithmic in s(n).
Since the new circuit consists of a (sub)subexponential number of circuits, each of which is of (sub)subexponential size, the new circuit is also of (sub)subexponential size.
The depth of the new circuit family is the same as fC n g but the top layer of MOD p gates has been \absorbed" into the symmetric gate computing B and been replaced by a layer of AND gates of small fan-in. Now, by an appeal to Lemma 6, the circuit can be converted into nice form, which completes the proof. Proof. (of Theorem 3) By Lemma 13, every language in ACC((sub)subexp) is accepted by a deterministic SYMACC circuit family of (sub)subexponential size, with small fan-in AND gates, no OR gates, and no MOD m gates for composite m. Successive applications of Lemma 14 and Lemma 15 remove all MOD gates from the circuit, while maintaining the property that all AND gates have small fan-in. This suces to prove the theorem.
Conclusion
We have proved uniform circuit lower bounds for the permanent function and for certain sets in PP. In particular, we have shown that uniform ACC circuits of subexponential size cannot compute the permanent function. We have also proved a somewhat weaker bound for certain sets in PP by showing that these sets cannot be recognized by uniform ACC circuit families of susbsubexponential size. The proofs are based on a simulation of ACC given by Beigel and Tarui in [BT91] . We have shown how to carry out this simulation in the uniform setting. Some of the obvious open problems are:
Is uniformity really necessary? Our lower bound proofs work only in the uniform setting. Can we prove a lower bound for the permanent with respect to nonuniform ACC circuits? Note that it is still unknown if Ntime(2 n O(1) ) contains sets that are not accepted by nonuniform ACC circuit families.
The lower bound that we have for PP is not as strong as the one for permanent. Can it be improved? Even though the permanent function seems to provide more information about the number of accepting paths of NP machines (the permanent gives us all the bits whereas PP only gives us the most signicant bit) we still think that a subexponential lower bound can be proved for PP as well. The work presented here originally started o as the study of sets that are immune to small complexity classes such as AC 0 and ACC. An innite set L is immune to a complexity class C if no innite subset of L is in C. In [AG91] , we show that P PP contains sets that are immune to ACC, and that nonrelativizing proof techniques suitable for attacking the Dtime vs. Ntime questions about exponential time would result from a proof of existence as well as a proof of nonexistence of sets in NP that are immune to AC 0 . It should be emphasized that our results about the complexity of PERM do not rely on any unproven complexity-theoretic assumptions. This is in contrast to other results such as [FL92] , which proves stronger intractability results about PERM under the hypothesis that the polynomial hierarchy is innite.
We conclude with a few remarks about some related work that has been done recently. In [GKT92] , Green, K obler and Tor an have studied the class of languages that can be recognized in polynomial time with the information about just one bit from the value of a #P function. They dene the class MidBitP and show that the classes MOD k P, for every k, and the class PH are all low for MidBitP. They have also improved the existing upper bounds for ACC by introducing the idea of MidBit gates. A MidBit gate over w inputs x 1 ; x 2 ; : : : ; x w is a gate that outputs the value of the middle bit in the binary representation of the number P w i=1 x i . They show that every language in ACC can be accepted by a family of depth two deterministic circuits of size 2 (log n) c with a MidBit gate at the root and AND gates of fan-in (log n) c at the second level. The improvement over the result in [BT91] is that the symmetric function at the top need not be dierent for dierent input sizes. It would be interesting to see if our techniques can be used in this setting to obtain stronger lower bounds.
Barrington has written a very nice article [Bar92] about the power of circuits of constant depth and 2 (log n) O (1) (quasipolynomial) size. The article surveys many results that deal with these kind of circuits and provides an overview of the new complexity classes that have been introduced. The paper also shows that the notion of uniformity introduced for constant depth circuit families of polynomial size in [BIS90] can be extended to quasipolynomial size as well. It should be noted that this extended notion of uniformity coincides with the one that we have used. Independently of our work, the paper also shows that the simulation of Beigel and Tarui [BT91] is uniform according to this new notion of uniformity. In addition, it also shows that the simulation of Green, K obler and Tor an [GKT92] is uniform under this notion as well.
